Design of Low Power Sequential Circuits by Using Clocked Pass Transistor Flip Flop
نویسندگان
چکیده
Clocks distribution networks (CDN’s) play a vital role in synchronous circuits. The clock distribution network distributes the clock signal to the all sequential elements in the synchronous system. There is several designs are proposed to design efficient clock distribution networks. Very much concentration has been given to the characteristics of the clock signals and electrical networks used in their distribution. This paper discusses the clocked pass transistor flip flop to design the low power sequential circuits.
منابع مشابه
Designing a Novel Power Efficient D- Flip-Flop using Forced Stack Technique
In Integrated circuits a gargantuan portion of on chip power is expended by clocking systems, which comprises of timing elements such as flip-flops, latches and clock distribution network. These elements absorb approximately 30% to 60% of the total power dissipation in the system. In order to design high performance and power efficient circuits a scrupulous approach should be adopted to reduce ...
متن کاملPerformance Analysis of Reversible Sequential Circuits Based on Carbon NanoTube Field Effect Transistors (CNTFETs)
This study presents the importance of reversible logic in designing of high performance and low power consumption digital circuits. In our research, the various forms of sequential reversible circuits such as D, T, SR and JK flip-flops are investigated based on carbon nanotube field-effect transistors. All reversible flip-flops are simulated in two voltages, 0.3 and 0.5 Volt. Our results show t...
متن کاملDesign of Sequential Circuit using Low Power Adiabatic Complementary Pass Transistor Logic
Adiabatic logic style is Proving to be an attractive solution for low power digital design. The paper investigates low – power characteristics of complementary pass -transistor logic (CPL) circuits using AC power supply. The two-phase power-clock scheme is more suitable for the design of flip-flops and sequential circuits because it uses fewer transistors. The Adiabatic flip-flop have large ene...
متن کاملDesign of Low Power CMOS Circuits with Energy Recovery
In view of changing the type of energy conversion in CMOS circuits, this paper investigates low power CMOS circuit design which adopts gradually changing power clock. First, we discuss the algebraic expressions and the corresponding properties of clocked power signals, then a clocked CMOS gate structure is presented. The PSPICE simulations demonstrate the low power characteristic of clocked CMO...
متن کاملHigh-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014